The Role of Electronic Packaging in System Design

SpeakerGlenn Rinne
Organization Unitive Inc. and NC State University
Location136 EGRC
DateOctober 7, 2002 4:10 PM

Since the invention of the transistor the ability to interconnect semiconductor devices has lagged the ability to integrate. The cost and delay penalties of off-chip connections have been key drivers in the growth in the number of transistors on a chip, and the motivation for system on a chip (SOC) technologies despite the design, manufacturing, and test challenges such levels of integration present. However, emerging packaging technologies promise improvements in cost and delays that make new partitioning strategies viable.

After a brief historical perspective of packaging and its influence on IC and system design, this presentation will survey the current state of the art in electronic packaging. Then emerging technologies such as chip stacking and laminating will be reviewed with an emphasis on the design opportunities these technologies offer.

  October 2002
Sun Mon Tues Wed Thu Fri Sat
  12345
6789101112
13141516171819
20212223242526
2728293031