ECE 463 Syllabus

Course: ECE 463
Credit Hours: 3
Course Title: Advanced Microprocessor System Design
Course Description:
Advanced topics in microprocessor systems design. Measuring performance. Instruction-set architectures. Memory hierarchies, including caches, prefetching, program transformations for optimizing caches, and virtual memory. Processor architecture, including pipelining, hazards, branch prediction, static and dynamic scheduling, instruction-level parallelism, superscalar, and VLIW. Major projects.

Prerequisite(s): ECE 406

Textbook(s) and/or other required material:

Required textbook:

Computing environment:
Generic programming tools (compilers, debuggers, etc.) are available on the Eos system. All students should have an Eos account.

Course web page:
Materials (handouts, assignments, project specifications, message boards, etc.) are posted on these two identical course web pages:
http://www.courses.ncsu.edu/ece463
http://www.courses.ncsu.edu/ece521

Course objectives. By the end of this course, the student should be able to (use demonstrative verbs):

1. Analyze, measure, and characterize performance of programs and workloads on computer architectures. Understand and use Amdahl's and Moore's Laws.

2. Design caches, memory hierarchies, and virtual memory management. Characterize memory system performance and understand techniques for improving hit time, miss rate, and miss penalty.

3. Design, analyze, and use instruction-set architectures; discuss trade-offs in instruction-set architecture design.

4. Explain pipeline hazards caused by data and control dependences and resources, design pipeline stages, and analyze pipeline performance.
ECE 463 Syllabus

5. Design data bypasses and interlock logic.

6. Design one-level and two-level branch predictors.

7. Measure instruction-level parallelism; design dynamic and static instruction scheduling, register renaming, precise interrupts, superscalar processors, and VLIW processors.

Topics covered:

1. Introduction and overview (1 lecture)

2. Measuring performance and cost (2 lectures)

3. Memory hierarchy design (8 lectures)

4. Instruction set design (2 lectures)

5. Pipelined microarchitectures (6 lectures)

6. Instruction-level parallelism (8 lectures)

7. Midterm exam (1 lecture)

Class/laboratory schedule (sessions per week and duration of each session):

Two 75-minute lectures per week.

Contribution of course to meeting the requirements of Criterion 5 - other:

Contribution of course to meeting the requirements of Criterion 5 - math and basic sciences:

Contribution of course to meeting the requirements of Criterion 5 - engineering topics:

3 hours.

Contribution of course to meeting the requirements of Criterion 5 - general education:

Relationship of this course to program learning outcomes:

<table>
<thead>
<tr>
<th>Learning Outcome</th>
<th>Level of Instruction</th>
<th>Related Course Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Outcome A</td>
<td>Major</td>
<td>Students learn about program locality and how to apply this principle for designing microarchitectural</td>
</tr>
</tbody>
</table>
## Relationship of this course to program learning outcomes:

<table>
<thead>
<tr>
<th>Learning Outcome</th>
<th>Level of Instruction</th>
<th>Related Course Content</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>components such as caches and predictors, and how to extend the principle to new components.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Students implement three experimental projects in which they simulate processor components, measure performance across a large design space, present results graphically and textually, explain trends in the results, and base design decisions accordingly.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Students implement three projects in which they design processor components with optimal performance and robust behavior across varying workloads, considering cost, complexity, power, and performance trade-offs. Modeling these components from scratch using student-developed simulators additionally stresses creativity and efficient design.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Students analyze a simulator specification and apply their knowledge from the course to implement</td>
</tr>
</tbody>
</table>

Outcome B | Major
---
Outcome C | Major
---
Outcome D | N/A
---
Outcome E | Major
Relationship of this course to program learning outcomes:

<table>
<thead>
<tr>
<th>Learning Outcome</th>
<th>Level of Instruction</th>
<th>Related Course Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Outcome F</td>
<td>N/A</td>
<td>Students analyze a microarchitecture and apply their knowledge from the course to identify performance problems and improve its performance.</td>
</tr>
<tr>
<td>Outcome G</td>
<td>Major</td>
<td>Students write comprehensive reports to explain their processor component designs, describe their simulator implementations (i.e., procedure), and present and discuss their experimental findings. Students are exposed to microprocessor applications and their positive impact on society.</td>
</tr>
<tr>
<td>Outcome H</td>
<td>Basic</td>
<td>Students are exposed to the importance of continuing to scale computing performance (exploiting Moore's Law) as it affects productivity, enables new applications of unprecedented complexity, and enables new scientific discovery. Students are exposed to the problem of power consumption of modern...</td>
</tr>
</tbody>
</table>
Relationship of this course to program learning outcomes:

<table>
<thead>
<tr>
<th>Learning Outcome</th>
<th>Level of Instruction</th>
<th>Related Course Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Outcome I</td>
<td>Basic</td>
<td>high-performance processors and their environmental impact. Students gain a balanced view of performance and power which will guide them as future computer architects.</td>
</tr>
<tr>
<td>Outcome J</td>
<td>N/A</td>
<td>Students are exposed to rapid technology evolution to appreciate life-long education.</td>
</tr>
<tr>
<td>Outcome K</td>
<td>Major</td>
<td>Students write large programs and use debuggers in three course projects.</td>
</tr>
</tbody>
</table>

Person who last prepared this description and date of preparation:

- Rotenberg, Eric (ericro) - Mar 26th, 2010 (06:40pm)