module addreg (A,B,CLK,Z);
  input [3:0] A,B; 
  input CLK;
  output [3:0] Z;

  wire [3:0] sum;
  reg [3:0] Z;

  assign sum = A+B;

  always @(posedge CLK) begin
    Z <= sum;
  end
endmodule