Question 1

When and why is it important to include on-chip inductance when modeling high speed clock distribution networks? How is it modeled?
Question 2
What are the sources of random jitter in chip to chip links and what can be done to reduce their impact on the bit error rate (BER)?