Toroidal Inductors for Radio-Frequency Integrated Circuits

Wai Y. Liu, Member, IEEE, Jayanthi Suryanarayanan, Member, IEEE, Jayesh Nath, Student Member, IEEE, Saeed Mohammadi, Senior Member, IEEE, Linda P. B. Katehi, Fellow, IEEE, and Michael B. Steer, Fellow, IEEE

Abstract—Toroidal inductors achieve low loss by constraining magnetic flux to a well-defined path and away from ground planes and semiconducting substrates. This paper presents a micromachined implementation of the toroidal inductor, with focus primarily on microwave integrated circuits on a low-resistivity silicon wafer achieving a Q of 22 and a self-resonant frequency greater than 10 GHz. A verified analytic model is developed.

Index Terms—Inductor, micromachining, monolithic microwave integrated circuit (MMIC), radio-frequency integrated circuit (RFIC), toroidal inductor.

I. INTRODUCTION

Lumped inductors are essential elements in radio-frequency (RF) and monolithic microwave integrated circuits (MMICs). They are used on-chip in matching networks where transmission-line structures may be of excessive length. More commonly, they are used as RF chokes allowing bias currents to be supplied to circuits while providing broad-band high impedance at RF frequencies and above. They are also used to ensure stability at frequencies below the frequencies of operation—a function that cannot be realized using transmission-line sections. Lumped inductors embedded in packaging and in traditional circuit-board laminates are also used with the same properties.

Traditionally, on-chip inductors are realized as spiral inductors, such as that shown in Fig. 1. With low-resistivity silicon substrates, inductor performance is compromised by loss, resulting from magnetic flux in the semiconducting substrate inducing eddy currents. These induced currents follow a path under the conductors of the spiral and, just as with ground-plane eddy currents, lower the inductance achieved. Eddy currents are also excited in package metallization. Schemes that disrupt the eddy current include tessellated ground planes and doped radial lines (see [1]–[7]). Eddy currents are significantly reduced in high-resistivity substrates (such as high-resistivity silicon, GaAs, ceramic, and glass) resulting in Q’s of 20 and higher (see [4] and [8] for further details).

The toroidal inductor presented here was developed as a post-processing technology for monolithically integrated circuits (ICs) that confines flux (see Fig. 2). The advantages of toroidal structures have recently been demonstrated [9]. Here, a low-frequency inductance of 5.5 nH and a Q of 42 at 4 GHz were successfully obtained from a 15-turn toroidal inductor fabricated in a polymer package. This implementation requires polymer encapsulation and was not intended for direct integration with radio-frequency integrated circuits (RFICs) or microwave ICs. A printed wiring board implementation by the authors and derived from the concept [10] reports an inductor with a low-frequency inductance of 0.95 nH, a peak
TABLE I
SUMMARY OF PERFORMANCE OF SOME PUBLISHED INDUCTORS THAT CAN BE FABRICATED ON LOW-RESISTIVITY SILICON SUBSTRATES

<table>
<thead>
<tr>
<th>Micromachining Technology</th>
<th>Inductance (nH)</th>
<th>Peak-Q</th>
<th>Peak-Q frequency (GHz)</th>
<th>Self-resonant frequency (GHz)</th>
<th>Reference</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>Spiral on silicon cavity, by bulk-micromachining</td>
<td>100</td>
<td>N/A</td>
<td>N/A</td>
<td>3</td>
<td>Chang [18]</td>
<td>1993</td>
</tr>
<tr>
<td>1.1-1.55</td>
<td>15-20</td>
<td>~11</td>
<td>N/A</td>
<td>Sun [17]</td>
<td>1996</td>
<td></td>
</tr>
<tr>
<td>6.3</td>
<td>13.3</td>
<td>4.6</td>
<td>6.6</td>
<td>Nam [19]</td>
<td>1997</td>
<td></td>
</tr>
<tr>
<td>4.8</td>
<td>30</td>
<td>1</td>
<td>&gt;6</td>
<td>Young [20]</td>
<td>2001</td>
<td></td>
</tr>
<tr>
<td>Meander-type straight solenoid, by surface micromachining</td>
<td>4.8</td>
<td>30</td>
<td>1</td>
<td>&gt;6</td>
<td>Young [20]</td>
<td>1997</td>
</tr>
<tr>
<td>2.7</td>
<td>17</td>
<td>2.4</td>
<td>&gt;10</td>
<td>Yoon [21]</td>
<td>1999</td>
<td></td>
</tr>
<tr>
<td>2.6</td>
<td>21</td>
<td>4.5</td>
<td>&gt;10</td>
<td>Chen [22]</td>
<td>2001</td>
<td></td>
</tr>
<tr>
<td>Spiral on polymer, by surface micromachining</td>
<td>10</td>
<td>5.5</td>
<td>1.2</td>
<td>6</td>
<td>Kim [23]</td>
<td>1995</td>
</tr>
<tr>
<td>18</td>
<td>18</td>
<td>N/A</td>
<td>10</td>
<td>Volant [8]</td>
<td>2000</td>
<td></td>
</tr>
<tr>
<td>2.6</td>
<td>17</td>
<td>2.5</td>
<td>N/A</td>
<td>Rogers [24]</td>
<td>2001</td>
<td></td>
</tr>
<tr>
<td>Suspended spiral, by surface micromachining</td>
<td>16</td>
<td>16</td>
<td>0.1</td>
<td>&gt;2</td>
<td>Park [25]</td>
<td>1999</td>
</tr>
<tr>
<td>1.8</td>
<td>50</td>
<td>7</td>
<td>&gt;10</td>
<td>Yoon [26]</td>
<td>1999</td>
<td></td>
</tr>
<tr>
<td>1.4</td>
<td>70</td>
<td>6</td>
<td>&gt;20</td>
<td>Yoon [27]</td>
<td>2001</td>
<td></td>
</tr>
<tr>
<td>400</td>
<td>~1.5</td>
<td>&lt;0.001</td>
<td>&lt;0.1</td>
<td>Ahn [12]</td>
<td>1994</td>
<td></td>
</tr>
<tr>
<td>200</td>
<td>~1</td>
<td>&lt;0.01</td>
<td>&lt;0.1</td>
<td>Ahn [13]</td>
<td>1994</td>
<td></td>
</tr>
<tr>
<td>10000</td>
<td>N/A</td>
<td>N/A</td>
<td>&lt;0.1</td>
<td>Ahn [14]</td>
<td>1999</td>
<td></td>
</tr>
</tbody>
</table>

$Q$ of greater than 40 at approximately 100 MHz, and a cutoff frequency of less than 1 GHz. On-wafer toroidal inductors integrated with a magnetic core have been demonstrated for low-frequency (up to 1 MHz) power electronic applications [11]–[13]. The main feature of the toroidal inductors is that the flux is confined and little eddy current is induced.

This paper is concerned with realizing high-performance inductors on low-resistivity substrates. In this paper, issues relating to integrated inductors on low-resistivity silicon substrates are first reviewed. This is followed by an exposition of micromachining technology developed by the authors for on-chip RF toroidal inductors and then by the development of a verified analytic model.

II. INDUCTORS ON LOW-RESISTIVITY SILICON

The quality of an on-chip inductor depends on three factors, namely: 1) the frequency-dependent resistive loss; 2) the self-resonance of the inductor; and 3) the substrate-related losses. The frequency-dependent resistive loss is mainly due to the skin resistance, which can be reduced by thick metallization. Another dominant loss mechanism related to resistive loss is current crowding [14], [15]. This is a particular problem with multturn spiral inductors, which are required to realize high inductance values. Current crowding results when the magnetic field produced by one turn penetrates an adjacent trace creating eddy currents so that current peaks on the inside edge of the victim trace (toward the center of the spiral) and reduces on the outside edge. This constricts current and results in higher resistance than would be predicted from skin effect and dc resistance alone [14]. The best $Q$ that can be achieved for conventional spiral inductors on low-resistivity silicon is around six with a self-resonant frequency of 3.5 GHz [8].

Parasitic capacitance of the fabricated inductor results in resonance of the on-chip structure and, hence, limits the frequency of operation. The self-resonant frequency can be controlled by a careful choice of design parameters, such as the number of turns, turn-to-turn spacing, and metal width. The effective permittivity of the medium can be reduced by adding a polyimide layer ($\varepsilon_r = 3.2$) and using metallization on top of this layer [2]. While this result was obtained with a GaAs substrate, the same benefit would be obtained with an Si substrate. With thick metallization to reduce resistance, a $Q$ that is 50% larger and a self-resonant frequency that is 25% higher [2] can be obtained.

The substrate-related losses, however, are largely process dependent and cannot be minimized by layout optimization alone. In the case of a silicon substrate, the induction of charges in the silicon and the insignificant skin depth of the silicon substrate has the effect of increasing the capacitance of an interconnect line over silicon as the electric field lines are terminated on the substrate charges. This effect is superimposed on the effect of eddy currents in the substrate. The magnetic-field lines penetrate some distance into the substrate so that the $LC$ product is greater if the substrate was insulating (as with GaAs). The effect is that the velocity of propagation along the interconnect ($= 1/\sqrt{LC}$) is reduced, leading to what is called the slow-wave effect.

In an attempt to minimize the substrate-related problem, many micromachining techniques targeted at microwave ICs were introduced beginning in 1990. In general, micromachining can be classified as being bulk micromachining or surface micromachining. In bulk micromachining, low substrate-related losses are achieved by etching away the underlying substrate [16], [17]. Bulk micromachining, at the moment, is limited to planar spiral inductor designs. In surface micromachining, substrate-related losses are reduced by separating the inductive parts of the inductor from the substrate plane either with an air gap or with a low-dielectric material. Surface micromachining allows more topological flexibility in inductor design [11]–[13], [19]–[26], [32]. Due to its low-temperature requirement, surface micromachining can be applied to almost all IC processes. Table I summarizes the performance of
inductors obtained using various micromachining approaches compatible with current bulk CMOS technologies.

Our design goal was the development of a micromachining process that could be utilized with fabricated silicon wafers without requiring changes to the silicon process. A surface-micromachining technology was developed that controls the inductance by confining the magnetic flux lines to a defined path and ensuring that they do not intersect with metals and semiconductor materials where they would induce eddy currents. Magnetic flux leakage lowers the inductance that can be achieved since the eddy currents reduce flux coupling. The proposed toroidal inductor not only confines the magnetic fields, but optimizes the tradeoff between flux linkage and turn-to-turn parasitic capacitance that limits the frequency of operation. For the same inductance, toroidal structures also consume significantly less area than the straight solenoid inductors, even though the fabrication processes for planar toroidal and solenoid structures are largely similar. More importantly, the magnetic field in a toroidal inductor is largely concentrated along the core, as revealed in the HFSS1 simulation result shown in Fig. 2. A concentrated magnetic field along the core results in less noise coupling and electromagnetic interference with the neighboring components [9].

III. MICROMACHINED IMPLEMENTATION

The micromachined implementation of the toroidal inductor is based on a procedure for fabrication of suspended meander-type structures on a processed silicon wafer. Our fabrication procedure is similar to other published methods [11]–[13], [19]–[27] in that a photoresist is used to temporarily form a layer that isolates the metallization to be suspended above the substrate. However, in our technique, the anchoring points are fabricated together with the turns of the inductor in this process. The whole process eliminates the need for a separate step to electroplate vias at the anchoring points to obtain the same air-bridge functionality. Unlike many other techniques [19]–[27], our process does not require a photoresist of very high aspect ratio. The fabricated toroidal structures can withstand violent mechanical vibration, as opposed to suspended spiral inductors and membrane-supported inductors, which are, in general, relatively fragile.

The toroidal inductor was fabricated on a low-resistivity (20 \( \Omega \cdot \text{cm} \)) silicon substrate with a thickness of 500 \( \mu \text{m} \) corresponding to current bulk CMOS technology. (Low resistivity silicon has a resistivity ranging from 0.1 to 20 \( \Omega \cdot \text{cm} \) and, by comparison, silicon is available with resistivities as high as 100 \( \text{k}\Omega \cdot \text{cm} \).) One turn of the inductor is shown in Fig. 3. A scanning electron microscopy (SEM) image of the completed structure is shown in Fig. 4 and it has an outer diameter of 1 mm.

The steps in the fabrication process are as follows.

Step 1) To begin with, the metal strips representing the input/output lead lines and the bottom metal segments of the inductor are photolithographically defined and metallized by either evaporation or ion sputtering, with preferably chromium and then gold. See Fig. 5(a).

Step 2) A thin layer of silver is then selectively deposited so that it covers the whole area of the inductor. This layer is intended as a seed layer for electroplating in Step 7. See Fig. 5(b).

Step 3) A layer of thick photoresist is then deposited onto the wafer, with the thickness of the photoresist defining the suspension height of the metal bridge. AZ4620, AZ9260, or SJR5740 can be used to attain a good thickness. See Fig. 5(c).

Step 4) The anchoring points are photolithographically patterned onto the layer of photoresist formed in Step 3. See Fig. 5(d).

Step 5) Another layer of gold or gold/palladium is then deposited onto the top of the photoresist that defines the anchoring points, preferably by ion sputtering. See Fig. 5(e).

Step 6) Another thin layer of photoresist defining the metal bridges is then photolithographically patterned, forming the etch mask for the suspended bridges. The photoresist for this step is preferably different from the one chosen in Step 3. See Fig. 5(f).

Step 7) The bridges of the inductor are etched off using a suitable gold etchant. The unexposed photoresist deposited in Step 6 is now exposed under ultraviolet light and developed away. The metal bridges of the inductor are then thickened significantly by electroplating, preferably with copper first and then gold. The presence of the gold coating protects the toroidal
toroidal inductor is designed to have appreciable spacing between turns so that the turn-to-turn capacitive coupling and substrate parasitic between two successive turns are minimized. With the turns loosely coupled, partial flux linkage is unavoidable [28]. Incomplete flux linkage leads to additional filamentary inductance between two neighboring turns. The conventional formula alone, therefore, does not reliably predict the low-frequency inductance of on-chip or packaged meander-type solenoid structures. In our toroidal structures, for example, the inductance obtained from the conventional formula is generally at least 20% below the realized value. Hence, there is a need to develop a reliable empirical model applicable to the inductor design operating at microwave frequencies.

Instead of adjusting the conventional formula \( L = \mu_0 N^2 A/l \) to apply to the real physical world, we can view the toroidal structure on a turn-by-turn basis. The toroidal structure, as shown in Fig. 6, can be envisioned as a finite periodic structure having a chain of loosely coupled rectangular turns connected in series, as illustrated in Fig. 7. In Fig. 7, \( Z \) represents the series reactance contributed by two effects, which are: 1) the substrate-independent effect due to the longitudinal current flow and 2) the substrate-related effect due to the transverse current flow. The substrate-independent effect in \( Z \) is modeled by the loop resistance \( R_d \), the loop inductance \( L_d \), and the turn-to-turn capacitance. The substrate-related effect in \( Z \) is modeled by the substrate resistance \( R_{sub} \) between two successive turns and the oxide capacitance \( C_{ox} \) underneath each bottom metal segment. \( Y \) represents the lumped admittance to ground due to oxide capacitance \( C_{ox} \), stray capacitance
Connecting two neighboring turns is a filamentary conductor that also contributes appreciable filamentary inductance to the whole structure [27]. Being highly dependent on the metal thickness, length, and width, the filamentary inductance between turns becomes particularly dominant for the inductor fabricated on a wafer in microscale. This is because the metal of an on-chip inductor is normally thin. The filamentary inductance of the strip metal connecting two neighboring turns can be calculated using the formula in [20] with some modifications as

\[
L_{\text{fil}} \approx 2I_x \left\{ \ln \left( \frac{2I_x}{w + l} \right) + 0.50049 + \left( \frac{w + l}{I_x} \right) \right\} \tag{2}
\]

where \(I_x = (a + 2r)/N\). The mutual inductance between two neighboring turns can be approximated using the formula given in [30] as

\[
L_m \approx \frac{l}{2\pi(0.5a + r)^2} (ah)^2. \tag{3}
\]

The total loop inductance per turn is then

\[
L_T = L_{\text{self}} + L_{\text{fil}} + 2L_m \tag{4}
\]

where \(L_{\text{self}}, L_{\text{fil}}, \) and \(L_m\) are, respectively, given in (1)–(3).

The substrate resistance \(R_{\text{sub}}\), between two neighboring turns is due to the transverse current flow and can be determined by conformal mapping [31]

\[
R_{\text{sub}} = \frac{\rho_s}{\alpha F} \exp \left( \frac{-l}{2 \sqrt{\frac{\rho}{f\pi\mu}}} \right) \tag{5}
\]

where \(\rho_s\) and \(\rho\) are, respectively, the resistivity of the substrate and the resistivity of the metal segments. \(F\) is the operating frequency. \(F\) is a geometric factor and can be approximated as

\[
F = \frac{1}{\pi} \ln \left[ \frac{2(1 + \sqrt{k})}{1 - \sqrt{k}} \right] + \left[ \frac{1}{\pi} \ln \left( \frac{2(1 + \sqrt{k})}{1 - \sqrt{k}} \right) \right]^{-1} - \frac{1}{\pi} \ln \left( \frac{2(1 + \sqrt{k})}{1 - \sqrt{k}} \right)
\]

\[
\times \frac{1}{1 + \exp \left( \frac{k - 0.707}{0.0001} \right)} \tag{6}
\]

where

\[
k = \frac{aN}{aN + 4(a + r)\pi} \text{ and } k' = \sqrt{1 - k^2}. \tag{7}
\]

Assuming that the metal segment on the substrate plane is sufficiently thick (i.e., \(t > \sqrt{\rho/(\mu f\pi)}\)), we can approximate the oxide capacitance \(C_{\text{ox}}\) underneath each bottom metal segment as

\[
C_{\text{ox}} = \frac{4\varepsilon_0}{h_{\text{ox}}} aw. \tag{8}
\]
Based on [32, eq. (12)], the turn-to-turn capacitance $C_t$ is approximated as

$$C_t = \frac{2\pi(a + h)\varepsilon_o}{\ln \left( \frac{\pi(a + r)}{Nt} + \sqrt{\left(\frac{\pi(a + r)}{Nt}\right)^2 - 1} \right)}.$$  \hspace{1cm} (9)

For one turn, the parasitic stray capacitance is approximately

$$C_s = \frac{\varepsilon_r\varepsilon_o}{H} aw$$  \hspace{1cm} (10a)

and the parasitic stray conductance is approximately

$$G_s = \frac{aw}{\rho_s H}.$$  \hspace{1cm} (10b)

Here, we assume that the parasitic stray conductance to the ground plane is independent of operating frequency.

By Wheeler’s formula, which assumes that the metal thickness is at least four times the skin depth, the loop resistance $R_L$ per single turn is

$$R_L = \frac{\rho}{\pi \delta} \frac{2(a + 2r) + 2(a + h)}{w - (w - 2\delta)(t - 2\delta)}$$  \hspace{1cm} (11)

where $\delta$ is the skin depth of the metal strip and is given by $\delta = \sqrt{\rho/(\pi\mu f)}$.

By analogy to (9), the terminal-to-terminal capacitance $C_{TT}$ can be approximated according to the spacing between the two terminals $p$, and can be approximated as

$$C_{TT} = \frac{2\pi(a + h)\varepsilon_o}{\ln \left( \frac{p}{2\pi} + \sqrt{\left(\frac{p}{2\pi}\right)^2 - 1} \right)}.$$  \hspace{1cm} (12)

Also, by analogy to (5), the terminal-to-terminal resistance $R_{TT}$ can be similarly approximated by conformal mapping as

$$R_{TT} = \frac{\rho_{ps}}{aF_p} \exp \left( \frac{-t}{2\sqrt{\frac{\rho}{f\pi\mu}}} \right)$$  \hspace{1cm} (13)

where the geometric factor $F_p$ is similar to $F$, defined in (6), where $k$ is replaced by $k_p$ and now

$$k_p = \frac{a}{a + 2p} \quad \text{and} \quad k'_p = \sqrt{1 - k_p^2}. \hspace{1cm} (14)$$

The series impedance $Z$ contributed by $R_L$, $L_L$, $C_t$, $C_{exc}$, and $R_{sub}$ (see Fig. 7) is given by

$$Z = \frac{1}{j\omega C_t + \left( \frac{1}{R_L + j\omega L_L} \right) + \left( \frac{1}{R_{sub} + \frac{2}{j\omega C_{exc}}} \right)}.$$  \hspace{1cm} (15)

$Y$ is the lumped admittance to ground (see Fig. 7)

$$Y = \left( \frac{1}{j\omega C_{exc}} + \frac{1}{G_s + \frac{j\omega C_s}{H}} \right)^{-1}.$$  \hspace{1cm} (16)

The toroidal inductor model is completed by developing the propagation characteristics of the finite periodic structure. From Fig. 7, the characteristic impedance $Z_c$ of the periodic structures is

$$Z_c = \sqrt{\frac{Z}{Y}}$$  \hspace{1cm} (17)

where $Z$ and $Y$ are given by (15) and (16). Using general transmission-line analysis, the propagation constant of the said periodic structures can be approximated as

$$\gamma d = \sqrt{\frac{Z}{Y}}.$$  \hspace{1cm} (18)

For $N$ periodic structures connected in series and terminated in a load impedance $Z_L$, the input impedance is found as

$$Z_i = Z_0 \frac{Z_L + Z_0 \tanh(N\gamma d)}{Z_L + Z_0 \tanh(N\gamma d)}.$$  \hspace{1cm} (19)

The task now is to calculate the terminal-to-terminal impedance of the toroidal structure. This can be found by substituting $Z_L = 0$ into (19). When the terminating impedance is zero, we have

$$Z_i = Z_0 \tanh(N\gamma d) = \sqrt{\frac{Z}{Y}} \tanh \left( \frac{N\sqrt{Z/Y}}{Y} \right).$$  \hspace{1cm} (20)

As emphasized earlier, the terminal-to-terminal capacitance and resistance need to be taken into account. The terminal-to-terminal capacitance $C_{TT}$ and the terminal-to-terminal resistance $R_{TT}$ are, respectively, given by (12) and (13). The resultant impedance of the inductor $Z_L$ is then

$$Z_L = \sqrt{\frac{Z}{Y}} \tanh \left( \frac{N\sqrt{Z/Y}}{Y} \right) / \left( \frac{1}{j\omega C_{TT}} + \left( \frac{2}{j\omega C_{OT}} + R_{TT} \right) \right).$$  \hspace{1cm} (21)

From this, the important characteristics of an inductor can be determined including the low-frequency inductance $Q$ and self-resonant frequency.

V. RESULTS

A toroidal inductor was fabricated on low-resistivity silicon (20 $\Omega\cdot$cm) with the following geometrical parameters: separation between two terminals, $p = 100 \mu$m, average metal thickness $t = 8.3 \mu$m, average metal track width $w = 70 \mu$m, inner radius of the toroidal ring $r = 440 \mu$m, core width $a = 170 \mu$m, substrate thickness $h_s = 500 \mu$m, oxide thickness $h_{ox} = 0.5 \mu$m, and the number of turns $N = 11$.

The vector-network-analyzer measurement has been carried out for the fabricated inductor. The bond pad parasitic and the feed transmission line deembedded from the measurement with
the help of two-dimensional electromagnetic simulation to characterize the line. The resulting deembedded measurement is noticeably similar to the calculated result. The measured and calculated characteristic of the micromachined toroidal inductor are shown in Fig. 8. Below the self-resonant frequency (here, greater than 10 GHz), the measured inductance is 2.5 nH, compared to the calculated low-frequency inductance of 2.45 nH. The finite real part is due to the frequency-dependent conductance of the silicon substrate. Fig. 9 shows the calculated and measured Q factor versus frequency. The measured peak $Q$ was found to be 22 at 1.5 GHz, while the calculated peak $Q$ was around 22.5 at 0.75 GHz. The calculated and measured reflection coefficient are shown in the Smith chart of Fig. 10. The discrepancy in the measured and calculated frequency of peak $Q$ is attributed to the great sensitivity to the measurement of low-resistance values. However, as can be seen in Figs. 8 and 10, the absolute values of inductance and resistance are calculated accurately.

According to our observation, the substrate parasitic, in general, outweighs the effect of turn-to-turn capacitance and resistance. It is expected that fabricating the toroidal inductor on a tessellated ground plane can alleviate the substrate parasitic burden and further improve the performance of the inductor.

VI. CONCLUSION

This paper has presented the toroidal inductor as an enabling technology for use in RF and microwave ICs. Measurement reveals that an inductance of 2.45 nH, a peak $Q$ of 22 at 1.5 GHz, and a self-resonant frequency greater than 10 GHz were obtained from an 11-turn toroidal inductor fabricated on a low-resistivity silicon substrate. These are the best reported results for integrated toroidal inductors on low-resistivity silicon substrates. An analytic model was developed and verified with measurements. Part of the significance of this study is that it may not be necessary to utilize a high-resistivity silicon process to realize efficient high-performance silicon RFICs.

REFERENCES


[16] Y. Sun, H. van Zeijl, J. L. Tauritz, and R. G. F. Baets, “Suspended me-


Wai Y. Liu (M’99) received the Ph.D. degree in electrical and electronic engineering from Leeds University, Leeds, U.K., in 1991. He is currently an Independent Researcher and Managing Director of PolymerFab. He is currently involved with a research project funded by DTI, U.K. From January 2002 to April 2003, he was a Visiting Research Fellow with The University of Michigan at Ann Arbor. Prior to January 2002, he was a Software Consultant to several companies. While he is not interested in anything related to warfare, his current research interests include micromachining, millimeter-wave science, electronic design automation, and low-temperature nuclear fusion.

Jayanthi Suryanarayanan (M’03) was born in Tanjore, India, in 1978. She received the B.E. degree in electronics engineering from Bombay University, Bombay, India, in 2000, and the M.S. degree in electrical engineering from North Carolina State University, Raleigh, in 2003. She was a Systems Engineer with Ericsson for one year. From Spring 2002 to Spring 2003, she held a Research Assistantship with the Electronics Research Laboratory, Department of Electrical and Computer Engineering, North Carolina State University. Her research interests include integrated passives and RF passive component design and simulation.

Ms. Suryanarayanan is a member of the IEEE Microwave Theory and Techniques Society (IEEE MTT-S) and the International Microwave and Packaging Society (IMAPS).

Jayesh Nath (S’02) received the B.E. degree in electronics and communication engineering from the Birla Institute of Technology, Mesra, India, in 2001, and is currently working toward the Ph.D. degree in electrical and computer engineering at North Carolina State University, Raleigh. During his B.E. studies, he focused on the design and implementation of filters for communication systems, specifically for digital subscriber line (DSL) systems. His research primarily involves theory, design, and characterization of barium–strontium–titanate (BST) thin-film tunable devices for multifunctional systems. He is also involved in the design and characterization of integrated passive components for 3-D ICs. His research interests include RF and microwave components and system design, microwave measurement and calibration techniques, device modeling, interconnect and thin-film fabrication technology, integrated passives and electromagnetic computer-aided design (CAD). Mr. Nash is a member of the IEEE Microwave Theory and Techniques Society (IEEE MTT-S) and the IEEE Circuits and System Society. He is also a student member of the International Microelectronics and Packaging Society (IMAPS).
Saeed Mohammadi (S’92–M’00–SM’02) received the B.S. degree from the Iran University of Science and Technology, Tehran, Iran, in 1989, the M.S. degree from the University of Waterloo, Waterloo, ON, Canada, in 1994, and the Ph.D. degree from the University of Michigan at Ann Arbor, in 1999, all in electrical engineering.

He is currently an Assistant Professor with the School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN. His interest is in the area of RF microelectronics.

Linda P. B. Katehi (S’81–M’84–SM’89–F’95) received the B.S.E.E. degree from the National Technical University of Athens, Athens, Greece, in 1977, and the M.S.E.E. and Ph.D. degrees from the University of California at Los Angeles, in 1981 and 1984, respectively.

In September 1984, she joined the faculty of the Electrical Engineering and Computer Science Department, The University of Michigan at Ann Arbor, as an Assistant Professor, and then became an Associate Professor in 1989 and Professor in 1994. She has served in many administrative positions, including Director of Graduate Programs, College of Engineering (1995–1996), Elected Member of the College Executive Committee (1996–1998), Associate Dean For Graduate Education (1998–1999), and Associate Dean for Academic Affairs (since September 1999). She is currently the Dean of the Schools of Engineering, Purdue University, West Lafayette, IN. She has authored or coauthored 410 papers published in refereed journals and symposia proceedings and she holds four U.S. patents. She has also generated 20 Ph.D. students.

Dr. Katehi is a member of the IEEE Antennas and Propagation Society (IEEE AP-S), the IEEE Microwave Theory and Techniques Society (IEEE MTT-S), Sigma Xi, Hybrid Microelectronics, and URSI Commission D. She was a member of the IEEE AP-S AdCom (1992–1995). She was an associate editor for the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES and the IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION. She was the recipient of the 1984 IEEE AP-S W. P. King (Best Paper Award for a Young Engineer), the 1985 IEEE AP-S S. A. Schelkunoff Award (Best Paper Award), the 1987 National Science Foundation Presidential Young Investigator Award, the 1987 URSI Booker Award, the 1994 Humboldt Research Award, the 1994 University of Michigan Faculty Recognition Award, the 1996 IEEE MTT-S Microwave Prize, the 1997 International Microelectronics and Packaging Society (IMAPS) Best Paper Award, and the 2000 IEEE Third Millennium Medal.

Michael B. Steer (S’76–M’82–SM’90–F’99) received the B.E. and Ph.D. degrees in electrical engineering from the University of Queensland, Brisbane, Australia, in 1976 and 1983, respectively. He is currently a Professor with the Department of Electrical and Computer Engineering, North Carolina State University, Raleigh. In 1999 and 2000, he was a Professor with the School of Electronic and Electrical Engineering, The University of Leeds, where he held the Chair in microwave and millimeter-wave electronics. He was also Director of the Institute of Microwaves and Photonics, The University of Leeds. He has authored over 260 publications on topics related to RF, microwave and millimeter-wave systems, high-speed digital design, and RF and microwave design methodology and circuit simulation. He coauthored Foundations of Interconnect and Microstrip Design (New York: Wiley, 2000).

Prof. Steer is active in the IEEE Microwave Theory and Techniques Society (IEEE MTT-S). In 1997, he was secretary of the IEEE MTT-S. From 1998 to 2000, he was an elected member of its Administrative Committee. He is the Editor-In-Chief of the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES (2003–2006). He was a 1987 Presidential Young Investigator (USA). In 1994 and 1996, he was the recipient of the Bronze Medallion presented by the Army Research Office for “Outstanding Scientific Accomplishment.” He was also the recipient of the 2003 Alcoa Foundation Distinguished Research Award presented by North Carolina State University.